PRELIMINARY

NLT Technologies, Ltd.

TFT COLOR LCD MODULE

NL204153AC21-17

54cm (21.3 Type) QXGA LVDS interface (4 ports)

PRELIMINARY DATA SHEET =

DOD-PP-1266 (2nd edition)

This PRELIMINARY DATA SHEET is updated document from DOD-PP-1243(1).

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

INTRODUCTION

The Copyright to this document belongs to NLT Technologies, Ltd. (hereinafter called "NLT"). No part of this document will be used, reproduced or copied without prior written consent of NLT.

NLT does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NLT.

Some electronic parts/components would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NLT, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three quality grades: "Standard", "Special", and "Specific" of the highest grade of a quality assurance program at the choice of a customer. Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard quality grade is required to contact an NLT sales representative in advance.

The **Standard** quality grade applies to the products developed, designed and manufactured in accordance with the NLT standard quality assurance program, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses are, directly or indirectly, free of any damage to death, human bodily injury or other property, like general electronic devices.

Examples: Computers, office automation equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.

The **Special** quality grade applies to the products developed, designed and manufactured in accordance with an NLT quality assurance program stricter than the standard one, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses might directly cause any damage to death, human bodily injury or other property, or such application under more severe condition than that defined in the Standard quality grade without such direct damage.

Examples: Control systems for transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, medical equipment not specifically designed for life support, safety equipment, etc.

The **Specific** quality grade applies to the products developed, designed and manufactured in accordance with the standards or quality assurance program designated by a customer who requires an extremely higher level of reliability and quality for such products.

Examples: Military systems, aircraft control equipment, aerospace equipment, nuclear reactor control systems, medical equipment/devices/systems for life support, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.



NL204153AC21-17

CONTENTS

INTRODUCTION	2
1. OUTLINE	4
1.1 STRUCTURE AND PRINCIPLE	4
1.2 APPLICATION	
1.3 FEATURES	4
2. GENERAL SPECIFICATIONS	5
3. BLOCK DIAGRAM	
4. DETAILED SPECIFICATIONS	7
4.1 MECHANICAL SPECIFICATIONS	7
4.2 ABSOLUTE MAXIMUM RATINGS	7
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD panel signal processing board	
4.3.2 LED Driver board	o
4.3.3 LED Driver board current wave	ر
4.3.4 Power supply voltage ripple	
4.3.5 Fuse	
4.4 POWER SUPPLY VOLTAGE SEQUENCE	IU
4.4 POWER SUPPLI VOLIAGE SEQUENCE	11 11
4.4.1 LCD panel signal processing board	
4.4.2 LED driver board	11
4.5.1 LCD panel signal processing board	
4.5.2 LED driver board	
4.5.3 Positions of socket	
4.6 LUMINANCE CONTROL	
4.6.1 Luminance control methods	
4.6.2 Detail of BRTP timing	18
4.7 METHOD OF CONNECTION FOR LVDS TRANSMITTER	19
4.8 DISPLAY COLORS AND INPUT DATA SIGNALS	
4.9 INPUT SIGNAL TIMINGS	
4.9.1 Timing characteristics	
4.9.2 Input signal timing chart	22
4.10 LVDS DATA TARANSMISSION METHOD	23
4.11 DISPLAY POSITIONS	23
4.12 PIXEL ARRANGNMENT	
4.13 OPTICS	
4.13.1 Optical characteristics	25
4.13.2 Definition of contrast ratio	26
4.13.3 Definition of luminance uniformity	26
4.13.4 Definition of color uniformity	26
4.13.5 Definition of response times	27
4.13.6 Definition of viewing angles	27
5. ESTIMATED LUMINANCE LIFETIME	
6. RELIABILITY TESTS	28
7. PRECAUTIONS	
7.1 MEANING OF CAUTION SIGNS	29
7.2 CAUTIONS	
7.3 ATTENTIONS	
7.3.1 Handling of the product	
7.3.2 Environment.	
7.3.3 Characteristics.	
7.3.4 Others	
8. OUTLINE DRAWINGS	
8.1 FRONT VIEW	
8.2 REAR VIEW	
0.2 KL/ IK 1 L II	55
DEVISION HISTORY	3/



NL204153AC21-17

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL204153AC21-17 is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.

Color data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

1.2 APPLICATION

• Color monitor system

1.3 FEATURES

- Ultra-wide viewing angle (Adoption of Ultra-Advanced Super Fine TFT (UA-SFT))
- Wide color gamut
- High luminance
- High contrast
- Low reflection
- 1,024 gray scale in each R, G, B sub-pixel (10-bit), 1,073,741,824 colors
- LVDS interface
- Selectable LVDS data input map
- Small foot print
- Long life LED backlight type with an LED driver board

2. GENERAL SPECIFICATIONS


Display area	433.152 (H) × 324.864 (V) mm
Diagonal size of display	54cm (21.3 inches)
Drive system	a-Si TFT active matrix
Display color	1,073,741,824 colors
Pixel	2,048 (H) × 1,536 (V) pixels (1 pixel consists of 3 sub-pixels (RGB).)
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe
Sub-pixel pitch	0.0705 (H) × 0.2115 (V) mm
Pixel pitch	0.2115 (H) × 0.2115 (V) mm
Module size	457.0 (W) × 350.0 (H) × 21.5 (D) mm (typ.)
Weight	(2,700)g (typ.)
Contrast ratio	1,400:1 (typ.)
Viewing angle	At the contrast ratio ≥ 10:1 • Horizontal: Right side 88° (typ.), Left side 88° (typ.) • Vertical: Up side 88° (typ.), Down side 88° (typ.)
Designed viewing direction	Viewing angle with optimum grayscale (γ≒DICOM): normal axis (perpendicular) Note1
Polarizer surface	Antiglare
Polarizer pencil-hardness	2H (min.) [by JIS K5600]
Color gamut	At LCD panel center (72) % (typ.) [against NTSC color space]
Response time	$Ton+Toff (10\% \longleftrightarrow 90\%)$ (40)ms (typ.)
Luminance	At the maximum luminance control 800cd/m² (typ.)
Signal system	4 ports LVDS interface (THC63LVD104S×2pcs, THine Electronics, Inc. or equivalent) [RGB 10-bit signals, Data enable signal (DE), Dot clock (CK)]
Power supply voltage	LCD panel signal processing board: 12.0V LED driver board: 12.0V
Backlight	LED backlight type with LED driver board
Power consumption	At checkered flag pattern, the maximum luminance control (58)W (typ.)

Note1: When the product luminance is 450cd/m^2 , the gamma characteristic is designed to $\gamma = DICOM$.

2

2

3. BLOCK DIAGRAM



Note1: Relations between GND (Signal ground), FG (Frame ground) and GNDB (LED driver board ground) in the LCD module are as follows.

GND - FG	Connected
GND - GNDB	Not connected
FG - GNDB	Not connected

Note2 GND, FG and GNDB must be connected to customer equipment's ground, and it is recommended that these grounds be connected together in customer equipment.

Note3 Each pair of the LVDS signal has a 100Ω terminating resistance between D+ and D-.

2

2

4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification	Unit
Module size	$457.0 \pm 1.0 \text{ (W)} \times 350.0 \pm 1.0 \text{ (H)} \times 21.5 \text{ (typ., D)}$ 23.0 (max. D) Note1, Note2	mm
Display area	433.152 (H) × 324.864 (V) Note2	mm
Weight	(2,700) (typ.), (2,980) (max.)	g

Note1: Excluding warpage of the cover for LED driver board.

Note2: See "8. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Parameter		Symbol	Rating	Unit	Remarks	
Power supply	LCD panel sign	al processing board	VDD	-0.3 to +14.0	V		
voltage	LED dı	river board	VDDB	-0.3 to +15.0	V	-	2
		al processing board lote1	Vi	-0.3 to +2.8	V	VDD= 12.0V	
		BRTI signal	VBI	-0.3 to +1.5	V		
Input voltage for signals	LED driver board	BRTP signal	VBP	-0.3 to +5.5	V	VDDB= 12.0V	
	LED driver board	BRTC signal	VBC	-0.3 to +5.5	V	VDDB= 12.0V	
		PWSEL signal	VBS	-0.3 to +5.5	V		
	Storage temperat	ure	Tst	-20 to +60	°C	-	
0	Front surface			(0 to +60)	°C	Note2	
Operating	g temperature	Rear surface	TopR	(0 to + 60)	°C	Note3	2
				≤ 95	%	Ta ≤ 40°C	
	Relative humidi Note4	ty	RH	≤ 85	%	40°C < Ta ≤ 50°C	
				≤ 70	%	50°C < Ta ≤ 55°C	
	Absolute humidi Note4	AH	≤ 73 Note5	g/m ³	Ta > 55°C		
	Operating altitud	-	≤ 4,850	m	0°C≤ Ta ≤ 55°C		
	Storage altitude	e	-	≤ 13,600	m	-20°C≤ Ta ≤ 60°C	

Note1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, DA4+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, DB4+/-, CKB+/-, DC0+/-, DC1+/-, DC2+/-, DC3+/-, DC4+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/-, DD4+/-, CKD+/-,BSEL.

Note2: Measured at LCD panel surface (including self-heat)

Note3: Measured at LCD module's rear shield surface (including self-heat)

Note4: No condensation

Note5: Water amount at Ta= 55°C and RH= 70%

PRELIMINARY DATA SHEET DOD-PP-1266 (2nd edition)



NL204153AC21-17

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

 $(Ta=25^{\circ}C)$

Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage	Power supply voltage		10.8	12.0	13.2	V	-
Power supply current		IDD	-	(590) Note1	(980) Note2	mA	at VDD= 12.0V
Permissible ripple voltage		VRP	-	-	100	mVp-p	for VDD
Differential input threshold	High	VTH	-	-	+100	mV	at VCM= 1.2V
voltage	Low	VTL	-100	-	-	mV	Note3, Note4
Input voltage swing	nput voltage swing		0	-	2.4	V	Note4
Terminating resistance		RT	-	100	-	Ω	-

Note1: Checkered flag pattern (by EIAJ ED-2522)

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS driver

Note4: DA0+/-, DA1+/-, DA2+/-, DA3+/-, DA4+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, DB4+/-, CKB+/-, DC0+/-, DC1+/-, DC2+/-, DC3+/-, DC4+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/-, DD4+/-, CKD+/-




NL204153AC21-17

4.3.2 LED Driver board

(Ta=	25°C)
(1 a –	23 C)

	Symbol	min.	typ.	max.	Unit	Remarks		
Powe	r supply voltage		VDDB	(11.4)	12.0	(12.6)	V	-
Power supply current			IDDB	-	(4,200)	TBD	mA	VDDB= 12.0V, At the maximum luminance control
	BRTI signal		VBI	0	-	1.0	V	
	DDTD signal	High	VBPH	2.0	-	5.25	V	
	BRTP signal	Low	VBPL	0	-	0.8	V	
Input voltage for signals	DDTC -:1	High	VBCH	2.0	-	5.25	V	
	BRTC signal	Low	VBCL	0	-	0.8	V	
	DWCEL -:1	High	VBSH	2.0	-	5.25	V	
	PWSEL signal	Low	VBSL	0	-	0.8	V	
	BRTI signal		IBI	TBD	-	TBD	μΑ	-
	BRTP signal	High	IBPH	-	-	TBD	μΑ	
	DKIF signal	Low	IBPL	TBD	-	-	μΑ	
Input current for signals	BRTC signal	High	IBCH	-	-	TBD	μΑ	
	DICIC Signal	Low	IBCL	TBD	1	1	μΑ	
	High	High	IPSH	-	1	TBD	μΑ	
	PWSEL signal	Low	IPSL	TBD	-	-	μΑ	

4.3.3 LED Driver board current wave



At the maximum luminance control: 100%

At the minimum luminance control: (1)% (At frequency: 325 Hz)

Luminance control frequency: (255)Hz (typ.)

Note1: Luminance control frequency indicate the input pulse frequency, when select the external pulse control. See "4.6.2 Detail of BRTP timing".

Note2: The power supply lines (VDDB and GNDB) have large ripple voltage during luminance control. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on. Put a capacitor $(5,000 \text{ to } 6,000 \mu\text{F})$ between the power supply lines (VDDB and GNDB) to reduce the noise, if the noise occurred in the circuit.

2

2

NL204153AC21-17

4.3.4 Power supply voltage ripple


This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.


Power supp	oly voltage	Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD	12.0V	≤ 100	mVp-p
VDDB	12.0V	≤ 200	mVp-p


Note1: The permissible ripple voltage includes spike noise.

Example of the power supply connection

a) Separate the power supply







4.3.5 Fuse

D		Fuse	Datin -	E	Remarks
Parameter	Туре	Supplier	Rating	Fusing current	Remarks
VDD	FCC16202AB	KAMAYA ELECTRIC	2.0A	4.0A, 5 seconds	
VDD	FCC10202AB	Co., Ltd.	32V	maximum	Note1
VDDB	CCF1N10	KOA Corporation	10A	20 A, 1 seconds	Note1
ADDR	CCFINIO	KOA Corporation	60 V	maximum	

Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.


2

2

PRELIMINARY DATA SHEET DOD-PP-1266 (2nd edition)

4.4 POWER SUPPLY VOLTAGE SEQUENCE

4.4.1 LCD panel signal processing board



*1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, DA4+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, DB4+/-, CKB+/-, DC0+/-, DC1+/-, DC2+/-, DC3+/-, DC4+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/-, DD4+/-, CKD+/-


Note1: If there is a voltage variation (voltage drop) at the rising edge of VCC below 10.8V, there is a possibility that a product does not work due to a protection circuit.

Note2: LVDS signals must be set to Low or High-impedance, except the VALID period (See above sequence diagram), in order to avoid the circuitry damage.

If some of signals are cut while this product is working, even if the signal input to it once again, it might not work normally. If a customer stops the display and function signals, VCC also must be shut down.

Note3: The backlight should be turned on within the valid period of LVDS signals, in order to avoid unstable data display.

4.4.2 LED driver board



Note1: The backlight should be turned on within the valid period of LVDS signals, in order to avoid unstable data display.

Note2: If tr is more than (100) ms, the backlight will be turned off by a protection circuit for LED driver board.

Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open.

^{*2:} LVDS signals should be measured at the terminal of 100 Ω resistance.



NL204153AC21-17

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): FI-RE51S-HF (Japan Aviation Electronics Industry Limited (JAE))

Adaptable plug: FI-RE51HL (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal	Remarks		
1	GND	Ground			
2	GND	Ground	Note1		
3	GND	Ground			
4	DA0-	D: 11. 10	THE CHICAL STATE OF THE CONTRACT OF THE CONTRA		
5	DA0+	Pixel data A0	LVDS differential data input Note2		
6	GND	Ground	Note1		
7	DA1-	D' 11. A1	TIME I'M ALL TO THE TOTAL TO THE TOTAL TOT		
8	DA1+	Pixel data A1	LVDS differential data input Note2		
9	GND	Ground	Note1		
10	DA2-	Pixel data A2	LVDS differential data input Note2		
11	DA2+	Fixel data A2	LVDS differential data input Note2		
12	GND	Ground	Note1		
13	CKA-	Pixel clock A	LVDS differential data input Note2		
14	CKA+				
15	GND	Ground	Note1		
16	DA3-	Pixel data A3	LVDS differential data input Note2		
17	DA3+		-		
18	GND	Ground	Note1		
19	DA4-	Pixel data A4	LVDS differential data input Note2		
20 21	DA4+ GND	Ground	Note1		
22	DB0-				
23	DB0+	Pixel data B0	LVDS differential data input Note2		
24	GND	Ground	Note1		
25	DB1-	D' 11. D1	TITE CARE CALLED TO A CALLED T		
26	DB1+	Pixel data B1	LVDS differential data input Note2		
27	GND	Ground	Note1		
28	DB2-	Pixel data B2	LVDS differential data input Note2		
29	DB2+		-		
30	GND	Ground	Note1		
31	CKB-	Pixel clock B	LVDS differential data input Note2		
32	CKB+		-		
33	GND	Ground	Note1		
34	DB3-	Pixel data B3	LVDS differential data input Note2		
35	DB3+		-		
36	GND	Ground	Note1		
37	DB4-	Pixel data B4	LVDS differential data input Note2		
38	DB4+	Crownd	Note1		
39	GND	Ground	Note1		



NL204153AC21-17

Continued

40	GND	Ground	Note1
41	RSEV	-	Keep this pin Open.
42	RSEV	-	Keep this pin Open.
43	RSEV	-	Keep this pin Open.
44	RSEV	-	Keep this pin Open.
45	GND	Ground	Note1
46	GND	Ground	Note1
47	GND	Ground	Note1
48	RSEV	-	Keep this pin Open.
49	RSEV	-	Keep this pin Open.
50	RSEV	-	Keep this pin Open.
51	GND	Ground	Note1

Note1: All GND terminals should be used without any non-connected lines.

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.



NL204153AC21-17

CN2 socket (LCD module side): FI-RE41S-HF (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: FI-RE41HL (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal	Remarks
1	GND	Ground	
2	GND	Ground	Note1
3	GND	Ground	1
4	DC0-		
5	DC0+	Pixel data C0	LVDS differential data input Note2
6	GND	Ground	Note1
7	DC1-	Ground	Note1
8	DC1- DC1+	Pixel data C1	LVDS differential data input Note2
9	GND	Ground	Note1
10	DC2-		
11	DC2+	Pixel data C2	LVDS differential data input Note2
12	GND	Ground	Note1
13	CKC-		
14	CKC+	Pixel clock C	LVDS differential data input Note2
15	GND	Ground	Note1
16	DC3-	Pixel data C3	LVDS differential data input Note2
17	DC3+		Ev D3 differential data input 1vote2
18	GND	Ground	Note1
19	DC4-	Pixel data C4	LVDS differential data input Note2
20	DC4+		-
21	GND	Ground	Note1
22	DD0-	Pixel data D0	LVDS differential data input Note2
23	DD0+		
24	GND	Ground	Note1
25 26	DD1- DD1+	Pixel data D1	LVDS differential data input Note2
27	GND	Ground	Note1
28	DD2-		
29	DD2+	Pixel data D2	LVDS differential data input Note2
30	GND	Ground	Note1
31	CKD-		
32	CKD+	Pixel clock D	LVDS differential data input Note2
33	GND	Ground	Note1
34	DD3-	Pixel data D3	LVDS differential data input Note2
35	DD3+	1 ixei data D3	L v D S differential data input Note2
36	GND	Ground	Note1
37	DD4-	Pixel data D4	LVDS differential data input Note2
38	DD4+		
39	GND	Ground	Note1
40	GND	Ground	Note1
41	GND	Ground	Note1

Note1: All GND terminals should be used without any non-connected lines.

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.



NL204153AC21-17

CN3 socket (LCD module side): IL-Z-12PL-SMTYE (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: IL-Z-12S-S125C (Japan Aviation Electronics Industry Limited (JAE))

	1 0	<u> </u>	3 \ //				
Pin No.	Symbol	Function	Description				
1	VDD						
2	VDD						
3	VDD	Down symply	Note1				
4	VDD	Power supply	Note1				
5	VDD						
6	VDD						
7	GND						
8	GND						
9	GND	Signal ground	Note1				
10	GND	Signal ground	NOICI				
11	GND						
12	GND						

Note1: All VDD and GND terminals should be used without any non-connected lines.

4.5.2 LED driver board

CN201 socket (LCD module side): DF3Z-10P-2H (2*) (HIROSE ELECTRIC Co,.Ltd.)
Adaptable plug: DF3-10S-2C (HIROSE ELECTRIC Co,.Ltd.)

	F - 6	· · · · · · · · · · · · · · · · · · ·					
Pin No.	Symbol	Function	Description				
1	GNDB						
2	GNDB						
3	GNDB	LED driver board ground	Note1				
4	GNDB						
5	GNDB						
6	VDDB						
7	VDDB						
8	VDDB	Power supply	Note1				
9	VDDB						
10	VDDB						

Note1: All VDDB and GNDB terminals should be used without any non-connected lines.

CN202 socket (LCD module side): IL-Z-9PL-SMTYE (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: IL-Z-9S-S125C3 (Japan Aviation Electronics Industry Limited (JAE))


rauptaere	prug.	1E 2 38 8128 68 (tupun 11)	ation Electronics madeily Eminted (01 HZ))				
Pin No.	Symbol	Function	Description				
1	GNDB	LED driver board ground	Note1				
2	GNDB	LED driver board ground	Note1				
3	N.C.	-	Keep this pin Open.				
4	BRTC	Backlight ON/OFF control signal	High or Open: Backlight ON Low: Backlight OFF				
5	BRTH	Luminance control terminal					
6	BRTI	Lummance control terminal	Note2				
7	BRTP	BRTP signal					
8	GNDB	LED driver board ground	Note1				
9	PWSEL	Selection of luminance control signal method	Note2, Note3				

Note1: All GNDB terminals should be used without any non-connected lines.

Note2: See "4.6.1 LUMINANCE CONTROL ".

Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open.

4.5.3 Positions of socket



4.6 LUMINANCE CONTROL

4.6.1 Luminance control methods

Method	Adjustment and luminance ratio	PWSEL terminal	BRTP terminal	
Variable resistor control Note1	• Adjustment The variable resistor (\mathbf{R}) for luminance control should be $10k\Omega \pm 5\%$, $1/10W$. Minimum point of the resistance is the minimum luminance and maximum point of the resistance is the maximum luminance. The resistor (\mathbf{R}) must be connected between BRTH-BRTI terminals. • Luminance ratio Note3 Resistance Luminance ratio 0Ω 0% (Min. Luminance) $10k\Omega$ 100% (Max. Luminance)	Open	2	
Voltage control Note1	Voltage control method works, when BRTH terminal is 0V and VBI voltage is input between BRTI-BRTH terminals. This control method can carry out continuation adjustment of luminance. Luminance is the maximum when BRTI terminal is Open. • Luminance ratio Note3 BRTI Voltage (VBI) Luminance ratio 0V 0% (Min. Luminance) 1.0V 100% (Max. Luminance)			2
Pulse width modulation Note1 Note2 Note4	Adjustment Pulse width modulation (PWM) method works, when PWSEL terminal is Low and PWM signal (BRTP signal) is input into BRTP terminal. The luminance is controlled by duty ratio of BRTP signal. • Luminance ratio Note3 Duty ratio	Low	BRTP signal	2

Note1: In case of the variable resistor control method and the voltage control method, noises may appear on the display image depending on the input signals timing for LCD panel signal processing board.


Use PWM method, if interference noises appear on the display image!

Note2: The LED driver board will stop working, if the Low period of BRTP signal is more than 50ms while BRTC signal is High or Open. Then the backlight will not turn on anymore, even if BRTP signal is input again. This is not out of order. The LED driver board will start to work when power is supplied again.


Note3: These data are the target values.

Note4: See "4.6.2 Detail of BRTP timing".

- 4.6.2 Detail of BRTP timing
- (1) Timing diagrams
 - Outline chart



• Detail of A part



(2) Each parameter

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Luminance control frequency	FL	(185)	-	(1,000)	Hz	Note1, Note2
External PWM pulse width	tPWH	(30)	-	-	μs	Note1, Note3

Note1: Definition of parameters is as follows.

$$FL = \frac{1}{tPW}, \quad DL = \frac{tPWH}{tPW}$$

Note2: See the following formula for luminance control frequency.

Luminance control frequency= $1/\text{tv} \times (\text{n+0.25})$ [or (n+0.75)] $\text{n} = 1, 2, 3 \cdot \cdot \cdot \cdot \cdot$ tv: Vertical cycle (See "**4.9.1 Timing characteristics**".)

The interference noise of luminance control frequency and input signal frequency for LCD panel signal processing board may appear on a display. Set up luminance control frequency so that the interference noise does not appear!

Note3: See "4.6.1 Luminance control methods".

4.7 METHOD OF CONNECTION FOR LVDS TRANSMITTER

	Bit mapping
	RA4
	RA5
	RA6 RA7
	RA8
	RA9
	GA4
	GA5 GA6
	GA7
	GA8
	GA9 BA4
	BA5
	BA6
1.1	BA7 BA8
odd Di1	BA9
Pixel data	Hsync
data A	Vsync
А	DE RA2
	RA3
	GA2 GA3
	BA2
	BA3
	N.C. RA0
	RA1
	GA0
	GA1 BA0
	BA1
	N.C.
	CLK
	RB4 RB5
	RB6
	RB7
	RB8 RB9
	GB4
	GB5
	GB6 GB7
	GB8
	GB9
	BB4 BB5
	BB6
	BB7 BB8
even Pixel	BB9
data	Hsync
В	Vsync DE
D	RB2
	RB3
	GB2 GB3
	BB2
	BB3
	N.C. RB0
	RB1
	GB0
	GB1 BB0
	BB1
	N.C.
	CLK

Transn	nitter Pin Assign	
	Dual type LVDS Tx	Output
Single type	Thine	Connector
LVDS Tx	THC63LVD1023B	
TA0	R14	
TA1	R15	ATA-
TA2 TA3	R16 R17	
TA4	R18	ATA+
TA5	R19	
TA6	G14	
TB0	G15	
TB1 TB2	G16 G17	ATB-
TB3	G18	ATB+
TB4	G19	AIB+
TB5	B14	
TB6 TC0	B15 B16	
TC1	B17	ATEC
	B18	ATC-
TC2 TC3	B19	ATC+
TC4 TC5	Hsync	
TC6	Vsync DE	
TD0	R12	
TD1	R13	ATD-
TD2	G12	
TD3 TD4	G13 B12	ATD+
TD5	B13	
TD6	-	
TE0	R10	
TE1	R11	ATE
TE2 TE3	G10 G11	ATE-
TE4	B10	ATE+
TE5	B11	
TE6	-	ATIOL IZ
CLK	CLK	ATCLK- ATCLK+
TA0	R14	THEER
TA1	R15	BTA-
TA2	R16	D111
TA3	R17	BTA+
TA3 TA4	R18	BTA+
TA3 TA4 TA5 TA6	R18 R19 G14	BTA+
TA3 TA4 TA5 TA6 TB0	R18 R19 G14 G15	BTA+
TA3 TA4 TA5 TA6 TB0 TB1	R18 R19 G14 G15 G16	BTA+
TA3 TA4 TA5 TA6 TB0 TB1 TB2	R18 R19 G14 G15 G16 G17	BTB-
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4	R18 R19 G14 G15 G16 G17 G18 G19	
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5	R18 R19 G14 G15 G16 G17 G18 G19 B14	BTB-
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15	BTB-
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16	BTB- BTB+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15	BTB-
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19	BTB- BTB+ BTC-
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync	BTB- BTB+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync	BTB- BTB+ BTC-
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync	BTB- BTB+ BTC-
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13	BTB- BTB+ BTC- BTC+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12	BTB- BTB+ BTC-
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13	BTB- BTB+ BTC- BTC+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13 B12	BTB- BTB+ BTC- BTC+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13	BTB- BTB+ BTC- BTC+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 TE0	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13 B12 B13	BTB- BTB+ BTC- BTC+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 TE0 TE0 TE1	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13 B12 B13 R10 R11	BTB- BTB+ BTC- BTC+ BTD- BTD+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 TE0 TE1 TE2	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13 B12 B13 R10 R11 G10	BTB- BTB+ BTC- BTC+
TA3 TA4 TA5 TA6 TB0 TB1 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 TE0 TE1 TE2 TE3	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13 B12 B13 R10 R11 G10 G11	BTB- BTB+ BTC- BTC+ BTD- BTD+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 TE0 TE1 TE2	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13 B12 B13 R10 R11 G10	BTB- BTC- BTC+ BTD- BTD+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 TE0 TE1 TE2 TE3 TE4	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13 B12 B13	BTB- BTC- BTC+ BTD- BTD+ BTE- BTE+
TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 TE0 TE1 TE2 TE3 TE4 TE5	R18 R19 G14 G15 G16 G17 G18 G19 B14 B15 B16 B17 B18 B19 Hsync Vsync DE R12 R13 G12 G13 B17 R10 R11 G10 G11 B10 B11	BTB- BTC- BTC+ BTD- BTD+

CN1									
Pin No.	Signal Name								
4	DA0-								
5	DA0+								
-	-								
7	DA1-								
8	DA1+								
-	-								
10	DA2-								
11	DA2+								
-	-								
16	DA3-								
17	DA3+								
-	-								
19	DA4-								
20	DA4+								
-	-								
13 14	CKA- CKA+								
-	-								
22	DB0-								
23	DB0+								
-	-								
25	DB1-								
26	DB1+								
-	-								
28	DB2-								
29	DB2+								
	-								
34	DB3-								
35	DB3+								
_	-								
37	DB4-								
38	DB4+								
-	-								
31 32	CKB- CKB+								

PRELIMINARY

NLT Technologies, Ltd.

NL204153AC21-17

		Tra	ansmitter Pin Assign		7		
	Bit mapping	Single typ	Dual type LV			Cl	N2
	Dit mapping	LVDS Tx	, I nine	Connector		Pin No.	Signal
			THC63LVD	1023B			Name
	RC4 RC5	TA0 TA1	R14 R15			-	-
	RC6	TA2	R16	CTA-	\rightarrow	4	DC0-
	RC7	TA3	R17	CTA+		5	DC0+
	RC8 RC9	TA4	R18	CIAT			DC0+
	GC4	TA5 TA6	R19 G14			_	_
	GC5	TBO	G15				
	GC6	TB1	G16	CTB-	\rightarrow	7	DC1-
	GC7 GC8	TB2 TB3	G17 G18				
	GC9	TB4	G18	CTB+	\rightarrow	8	DC1+
	BC4	TB5	B14				
	BC5 BC6	TB6 TC0	B15 B16			-	-
	BC7	TC1	B10	CTP.C		10	D.CO
odd	BC8	TC2	B18	CTC-	\rightarrow	10	DC2-
Pixel	BC9	TC3	B19	CTC+	\rightarrow	11	DC2+
data	Hsync Vsync	TC4 TC5	Hsync Vsync				
C	DE	TC6	DE			-	-
	RC2	TC6 TD0	R12				
	RC3 GC2	TD1 TD2	R13 G12	CTD-	\rightarrow	16	DC3-
	GC3	TD3	G12 G13	CED :		17	DC2
	BC2	TD4	B12	CTD+	\rightarrow	17	DC3+
	BC3	TD5	B13				
	N.C. RC0	TD6 TE0	R10			-	-
	RC1	TE1	R11			19	DC4-
	GC0	TE2	G10	CTE-	\rightarrow	19	DC4-
	GC1 BC0	TE3 TE4	G11 B10	CTE+	\rightarrow	20	DC4+
	BC1	TE5	B10	012		-	-
	N.C.	TE6	-				
	CLK	CLK	CLK	CTCLK- CTCLK+	\rightarrow \rightarrow	13 14	CKC- CKC+
	RD4	TA0	R14			-	-
	RD5 RD6	TA1 TA2	R15 R16	DTA-	\rightarrow		
	RD7	TA3	R17	DTA+		22	DDO
	RD8	TA4	R18	DIA+	\rightarrow	23	DD0+
	RD9 GD4	TA5 TA6	R19 G14			_	_
	GD4 GD5	TB0	G15		_	_	-
	GD6	TB1	G16	DTB-	_	25	DD1-
	GD7	TB2	G17			23	DD1
	GD8 GD9	TB3 TB4	G18 G19	DTB+	\rightarrow	26	DD1+
	BD4	TB5	B14				
	BD5	TB6	B15			-	-
	BD6 BD7	TC0 TC1	B16 B17	200			DE A
even	BD8	TC2	B18	DTC-	\rightarrow	28	DD2-
Pixel	BD9	TC3	B19	DTC+	\rightarrow	29	DD2+
data	Hsync Vsync	TC4 TC5	Hsync Vsync				
D	DE	TC6	DE			-	_
	RD2	TD0	R12				
	RD3 GD2	TD1 TD2	R13	DTD-	\rightarrow	34	DD3-
	GD2 GD3	TD3	G12 G13	DED :		25	DD2:
	BD2	TD4	B12	DTD+	\rightarrow	35	DD3+
	BD3	TD5	B13				
	N.C. RD0	TD6 TE0	R10		-	-	-
	RD1	TE1	R11		_,	37	DD4-
	GD0	TE2	G10	DTE-		31	-140
	GD1 BD0	TE3 TE4	G11 B10	DTE+	\rightarrow	38	DD4+
	BD0	TE5	B10	2111			_
	N.C.	TE6	-			-	
	CLK	CLK	CLK	DTCLK- DTCLK+	$\xrightarrow{\rightarrow}$	31 32	CKD- CKD+
		viras with 1000 ((71	•			

Note1: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

4.8 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display 1,073,741,824 colors equivalent with 1,024 gray scale in each R, G, B sub-pixel. Also the relation between display colors and input data signals is as follows.

											Data	a sign	al (0:1	Low	le	vel,	1: 1	Hig	h le	evel)										
Display		RB9 RC9	RB8 RC8	RA7 RB7 RC7 RD7	RB6 RC6	RB5 RC5	RB4 RC4	RB3 RC3	RB2 RC2 RD2	RB1 RC1 RD1	RBO RCO RDO	GB9 GC9	GB8 GC8	GB7 GC7	GB6 GC6	GB5 GC5 GD5	GB4 GC4	GB3 GC3	GB2 GC2	GB1 GC1	1 GA0 1 GB0 1 GC0 1 GD0	BB9 BC9	BB8 BC8	BB7 BC7	BB6 BC6	BA5 BB5 BC5 BD5	BB4 BC4	BB3 BC3	BB2 BC2 BD2	BB1 BC1	BBO BCO
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ors	Magent	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Col	a																														
Basic Colors	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
B	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1 1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
•	dark ↑	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
scale	'						:										:										:				
ay s	\downarrow						:										:										:				
Red gray scale	bright	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Re	origin	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
o	dark ↑	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Green gray scale	'						:										:										:				
ŗray	\downarrow						:										:										:				
en g	∀ bright	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Gre	origin	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
cale	1						:										:										:				
Blue gray scale							:										:										:				
e gr	↓	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0
Blu	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	Diuc	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

4.9 INPUT SIGNAL TIMINGS


4.9.1 Timing characteristics

fv=60Hz


	Parameter		Symbol	min.	typ.	max.	Unit	Remarks
	Frequency		1/ tc	60.0	65.0	66.0	MHz	-
CLK	Duty		-	See the data	sheet of LVD	S	-	-
	Rise time, Fall	time	1	transmitter.			ns	-
		Cycle	th	10.34	10.34	10.77	μs	96,72kHz(typ.)
	Horizontal	Cycle	tii	640	672	700	CLK	Note1
		Display period	thd		512	CLK	-	
		Cycle	tv	15.47	16.667	17.9	ms	60.0Hz(typ.)
DE	Vertical	Cycle	ιν	1547	1612	1628	Н	00.0112(typ.)
		Display period	tvd		1536	Н	-	
	CLK-DE	Setup time	1	C 41	-14 -£1.VD	.C	ns	-
	CLK-DE	Hold time	-	transmitter.	sheet of LVD	13	ns	-
	Rise time, Fall	time	-	transmitter.			ns	-

Note1: The sum of jitter and skew of horizontal period should be within ±1 CLK.

4.9.2 Input signal timing chart



4.10 LVDS DATA TARANSMISSION METHOD



4.11 DISPLAY POSITIONS

Odd pixel: RA,RC= Red date Even pixel: RB,RD=Red date GA,GC=Green date BA,BC=Blue date BB,BD=Blue date

D (1, 1) D (2, 1)									D	(1025,	1)	D	(1026,	1)	ii
	RA	GA	BA	RB	GB	ВВ			RC	GC	ВС	RD	GD	BD	
			7												
	1, 1	2, 1		• • •		1023, 1	1024, 1	U	25, 1	102	6, 1	• •	•	204	7, 1
	1, 2	2, 2		• • •		1023, 2	1024, 2	10)25, 2	102	6, 2	• (•	204	7, 2

1, 1	2, 1	• • •	1023, 1	1024, 1	1025, 1	1026, 1	• • •	2047, 1	2048, 1
1, 2	2, 2	• • •	1023, 2	1024, 2	1025, 2	1026, 2	• • •	2047, 2	2048, 2
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
1, 1535	2, 1535	• • •	1023, 1535	1024, 1535	1025, 1535	1026, 1535	• • •	2047, 1535	2048, 1535
1, 1536	2, 1536	• • •	1023, 1536	1024, 1536	1025, 1536	1026, 1536	• • •	2047, 1536	2048, 1536

NL204153AC21-17

4.12 PIXEL ARRANGNMENT

	1			2										2,048			
1	R	G	В	R	G	В	•	•	•	•	•	•	•	R	G	В	
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
1,536	R	G	В	R	G	В	•	•	•	•	•	•	•	R	G	В	_

NL204153AC21-17

4.13 OPTICS

4.13.1 Optical characteristics

(Note1, Note2)

Parameter		Condition	Symbol	min.	typ.	max.	Unit	Measuring instrument	Remarks	
Luminance		White at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	L	TBD	800	-	cd/m ²	BM-5A or SR-3	Note3	2
Contrast ra	atio	White/Black at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	CR	TBD	1,400	-	-	BM-5A or SR-3	Note3 Note5	
Luminance un	iformity	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$	LU1023	(80)	-	-	%	BM-5A or SR-3	Note4 Note6	
	White	x coordinate	Wx	(0.269)	0.299					
	Winte	y coordinate	Wy	(0.285)	0.315	(0.345)	-			
	Red	x coordinate	Rx	-	(0.65)	-	-			
Chromaticity	Red	y coordinate	Ry	-	(0.33)	-	-		Note3	
Cinomaticity	Green	x coordinate	Gx	-	(0.29)	-	-		Note8	
		y coordinate	Gy	-	(0.60)	-	-			
	Blue	x coordinate	Bx	-	(0.15)	-	-			
	Diuc	y coordinate	By	-	(0.07)	-	-			
Color unifor	rmity	$818/1023$ gray scale $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	Δu'v'	-	ı	0.01	-	SR-3	Note4 Note7	2
Color gamut		$\theta R = 0^{\circ}, \theta L = 0^{\circ}, \theta U = 0^{\circ}, \theta D = 0^{\circ}$ at center, against NTSC color space	C	(65)	(72)	ı	%	SR-3	Note3	
Response t	tima	Black to White	Ton	-	(20)	(30)	ms	BM-5A	Note3	2
Response	illie	White to Black	Toff	-	(20)	(30)	ms	DIVI-JA	Note9	2
	Right	θU= 0°, θD= 0°, CR≥ 10	θR	70	88	-	0			
Viewing angle	Left	θU= 0°, θD= 0°, CR≥ 10	θL	70	88	-	0	BM-5A or Note3 EZ Note10 Contrast		2
og ungle	Up	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θU	70	88	-	0			
	Down	θR= 0°, θL= 0°, CR≥ 10	θD	70	88	-	0			


Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta= 25°C, VDD= 12.0V, VDDB= 12.0V, PWM: Duty 100%, Display mode: QXGA,

Horizontal cycle= 1/96.72 kHz, Vertical cycle= 1/60.0 Hz

Optical characteristics are measured at luminance saturation 20minutes after the product works in the dark room. Also measurement methods are as follows.



Note3: Product surface temperature at the maximum luminance control: TopF = 32°C

Note4: Product surface temperature at 450cd/m^2 luminance control: TopF = 30° C

Temperature difference in display area: ΔTBD°C



NL204153AC21-17

Note5: See "4.13.2 Definition of contrast ratio".

Note6: See "4.13.3 Definition of luminance uniformity".

Note7: See "4.13.4 Definition of color uniformity".

Note8: These coordinates are found on CIE 1931 chromaticity diagram.

Note9: See "**4.13.5 Definition of response times**". Note10: See "**4.13.6 Definition of viewing angles**".

4.13.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula.


4.13.3 Definition of luminance uniformity

The luminance uniformity is calculated by using following formula.

$$Luminance\ uniformity\ (LUxx) = \frac{Minimum\ luminance\ from\ \textcircled{1}\ to\ \textcircled{9}}{Maximum\ luminance\ from\ \textcircled{1}\ to\ \textcircled{9}}$$


xx: 0, 104, 512, 816, 1023 gray scale.

The luminance is measured at near the 9 points shown below.



4.13.4 Definition of color uniformity

The color (u', v') is measured at near the 9 points shown below.



The color uniformity in each measuring point is calculated by using the following formula.

Color uniformity(
$$\Delta u'v'$$
)= $\sqrt{(u'_x - u'_y)^2 + (v'_x - v'_y)^2}$

u'x, v'x: u', v' value at measuring point x.


u'_y, v'_y: u', v' value at measuring point y.

PRELIMINARY DATA SHEET DOD-PP-1266 (2nd edition)


2

4.13.5 Definition of response times

Response time is measured at the time when the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time when the luminance changes from 10% up to 90%. Also Toff is the time when the luminance changes from 90% down to 10% (See the following diagram.).



4.13.6 Definition of viewing angles



5. ESTIMATED LUMINANCE LIFETIME

The luminance lifetime is the time from initial luminance to half-luminance.

This lifetime is the estimated value, and is not guarantee value.

	Estimated luminance lifetime (Life time expectancy) Note1, Note2, Note3	Unit	
LED alamentary substance	25°C (Ambient temperature of the product) Continuous operation, PWM: Duty 100%	70,000	h
LED elementary substance	60°C (Surface temperature at screen) Continuous operation, PWM: Duty 100%	TBD	п

Note1: Life time expectancy is mean time to half-luminance.

Note2: Estimated luminance lifetime is not the value for an LCD module but the value for LED elementary substance.


Note3: By ambient temperature, the lifetime changes particularly. Especially, in case the product works under high temperature environment, the lifetime becomes short.

6. RELIABILITY TESTS

Test item		Condition	Judgment Note1		
	ure and humidity eration)	① 60 ± 2°C, RH= 60%, 500hours ② Display data is white.			
	t cycle eration)	① 0 ± 3°C1hour 60 ± 3°C1hour ② 50cycles, 4hours/cycle ③ Display data is white. Note2	No display malfunctions		
	nal shock operation)	① -20 ± 3°C30minutes 60 ± 3°C30minutes ② 100cycles, 1hour/cycle ③ Temperature transition time is within 5 minutes.			
	oration operation)	① 5 to 100Hz, 11.76m/s ² ② 1 minute/cycle ③ X, Y, Z directions ④ 10 times each directions	No display malfunctions		
	nical shock operation)	① 294m/s², 11ms ② X, Y, Z directions ③ 3 times each directions	No physical damages		
	ESD eration)	 ① 150pF, 150Ω, ±10kV ② 9 places on a panel surface Note3 ③ 10 times each places at 1 sec interval 	No display malfunctions		
-	Oust eration)	① Sample dust: No.15 (by JIS-Z8901) ② 15 seconds stir ③ 8 times repeat at 1 hour interval Note2	No display malfunctions		
Low pressure	Non-operation	① 15kPa (Equivalent to altitude 13,600m) ② -20°C±3°C24 hours ③ +60°C±3°C24 hours	No display malfunctions		
Low pressure	Operation	① 53.3kPa (Equivalent to altitude 4,850m) ② 0°C±3°C24 hours ③ +60°C±3°C24 hours Note2	140 dispiay manunctions		

Note1: Display and appearance are checked under environmental conditions equivalent to the inspection conditions of defect criteria.

Note2: Luminance: 450cd/m² at luminance control. Note3: See the following figure for discharge points



7. PRECAUTIONS

7.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. **Be sure to read "7.2 CAUTIONS" and "7.3 ATTENTIONS"!**



This sign has the meaning that a customer will be injured or the product will sustain damage if the customer practices wrong operations.



This sign has the meaning that a customer will be injured if the customer practices wrong operations.

7.2 CAUTIONS




* Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: Equal to or no greater than 294m/s 2 and equal to or no greater than 11ms, Pressure: Equal to or no greater than 19.6N (ϕ 16mm jig))

7.3 ATTENTIONS 1

7.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② Do not hook nor pull cables such as lamp cable, and so on, in order to avoid any damage.
- 3 When the product is put on the table temporarily, display surface must be placed downward.
- When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- ⑤ The torque for product mounting screws must never exceed 0.735N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws must be ≤ 5.0mm.

The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura. Recommended installing method: Ideal plane "A" is defined by one mounting hole (datum point) and other mounting holes. The ideal plane "A" should be the same plane within ±0.3 mm.



- ② Do not press or rub on the sensitive product surface. When cleaning the product surface, wipe it with a soft dry cloth.
- Do not push or pull the interface connectors while the product is working.
- When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
- Wusually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal by any chance, please wash it away with soap and water.

7.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurred by temperature difference, the product packing box must be opened after enough time being left under the environment of an unpacking room. Evaluate the storage time sufficiently because dew condensation is affected by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with the original packing state after a customer receives the package)
- 3 Do not operate in high magnetic field. If not, circuit boards may be broken.
- 4 This product is not designed as radiation hardened.



NL204153AC21-17

7.3.3 Characteristics

The following items are neither defects nor failures.

- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flickering, vertical streams or tiny spots may be observed depending on display patterns.
- ③ Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen 2 saver, if the fixed pattern is displayed on the screen.
- 4 The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- ⑤ Optical characteristics may be changed depending on input signal timings.


7.3.4 Others

- ① All GND, GNDB, VDD and VDDB terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- 3 Pack the product with the original shipping package, in order to avoid any damages during transportation, when returning the product to NLT for repairing and so on.
- 4 The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.

NLT Technologies, Ltd. NL204153AC21-17

8. OUTLINE DRAWINGS

8.1 FRONT VIEW



Note1: Not shown tolerances of the dimensions are ± 0.5 mm.

Note2: The torque for product mounting screws must never exceed 0.735N·m.

Note3: The length of product mounting screws from surface of plate must be ≤ 5.0 mm.


Note4: The values in parentheses are for reference.

Unit: mm

2

NLT Technologies, Ltd. NL204153AC21-17

8.2 REAR VIEW



Note1: Not shown tolerances of the dimensions are ± 0.5 mm.

Note2: The torque for product mounting screws must never exceed 0.735N·m.

Note3: The length of product mounting screws from surface of plate must be ≤ 5.0 mm.

Note4: The values in parentheses are for reference.

Unit: mm

REVISION HISTORY

The inside of latest specifications is revised to the clerical error and the major improvement of previous edition. Only a changed part such as functions, characteristic value and so on that may affect a design of customers, are described especially below.

Edition	Document number	Prepared date	Revision contents and signature
1st edition	DOD-PP- 1243	July 8, 2011	Revision contents New issue Writer Approved by Checked by Prepared by
			T. OGAWA T. OGAWA
2nd edition	DOD-PP- 1266	Sep 16, 2011	P5 General specifications • Luminance: 770 cd/m² (typ.) → 800 cd/m² (typ.) • Signal system: THC63LVD824 → THC63LVD104S • Power consumption: (54) W (typ.) → (58) W (typ.) P7 Mechanical specifications • Module size: TBD (max. D) mm → 23.0 (max. D) mm • Weight: TBD (max.) g → (2,980) (max.) g P7 Absolute maximum ratings • Power supply voltage. LED driver board: -0.3 to +27.0 V → -0.3 to +15.0 V • Operating temperature- Rear surface: (0 to + TBD) °C → (0 to + 60) °C P8 LCD panel signal processing board • Power supply current: (700) (typ.), TBD (max.) mA → (590) (typ.), (980) (max.) mA P9 LED Driver board • Power supply current: (5,000) (typ.) mA → (4,200) (typ.) mA P9 LED Driver board current wave • (5,000) mA (typ.) → (4,200) mA (typ.) • At the minimum luminance control: TBD % → (1) % (At frequency: 325 Hz) P10 Power supply voltage ripple (addition), Fuse (addition) P11 LED Driver board • Ts TBD ms → tr ≤ (100) ms • Note2: TBD → (100) ms • Note2: TBD → (100) ms P17 Luminance control methods • Variable resistor control- Luminance ratio: 0Ω: TBD % → 0 % • Pulse width modulation- Luminance ratio: :TBD, TBD % → 0 % • Pulse width modulation- Luminance ratio: :TBD, TBD % → (0.01), (1) %, (At frequency; 325 Hz) P18 Detail of BRTP timing- Each parameter • Luminance: control frequency: (325) (max.) Hz → (1,000) (max.) Hz • Parameter: Duty ratio → External PVM pulse width P19-20 Method of connection for LVDS transmitter • Transmitter: THC63LVD104S → THC63LVD1023B P25-26 Optical characteristics • Luminance: 770 cd/m² (typ.) → 800 cd/m² (typ.) • Color uniformity (addition) • Response time: Ton / Toff: TBD (max.) ms → (30) (max.) ms • Viewing angle- Measuring instrument: BM-5A (addition) • Note3: TopF = TBD°C → TopF = 32°C • Note4: TopF = TBD°C → TopF = 32°C • Note4: TopF = TBD°C → TopF = 32°C • Note4: TopF = TBD°C → TopF = 32°C • Note4: TopF = TBD°C → TopF = 32°C • Note4: TopF = TBD°C → TopF = 32°C • Note4: TopF = TBD°C → TopF = 32°C • Note4: TopF = TBD°C → TopF = 32°C

REVISION HISTORY

Edition	Document number	Prepared date	Revision contents and signature	
2nd edition	DOD-PP- 1266	Sep 16, 2011	Revision contents	
			P31 Characteristics	
			 Optical characteristics, because the LCD has cold cathode fluore P32-33 Outline drawings- Front view 	scent lamps. (elimination)
			• Front view	
			• 7.5 \rightarrow 7.3 (2 points), 8.9 \rightarrow 10.1	
			 Display center → Product center 92, 122.3 (elimination) 166.79, 184.55, 290.11 (addited) 	on)
			• Rear view	,
			• Cover: figure is changed.	
			Signature of writer	
			Approved by Checked by	Prepared by
			T. Ogawa	J. Ogawa
			T. OGAWA	T. OGAWA